

All About JavaScriptCore's Many Compilers

Filip Pizlo
Apple Inc.



webkit.org

<https://svn.webkit.org/repository/webkit/trunk>

JavaScriptCore.framework



Safari

Agenda

- High Level Overview
- Template JITing
- Optimized JITing
 - DFG
 - FTL
 - BBQ
 - OMG


Agenda

- High Level Overview
- Template JITing
- Optimized JITing
 - DFG
 - FTL
 - BBQ
 - OMG


Four Tiers



Four Tiers



Four Tiers



```
"use strict";  
  
let result = 0;  
for (let i = 0; i < 10000000; ++i) {  
    let o = {f: i};  
    result += o.f;  
}  
  
print(result);
```




```
"use strict";  
  
let result = 0;  
for (let i = 0; i < 10000000; ++i) {  
    let o = {f: i};  
    result += o.f;  
}  
  
print(result);
```



```
"use strict";  
  
let result = 0;  
for (let i = 0; i < 10000000; ++i) {  
    let o = {f: i};  
    result += o.f;  
}  
  
print(result);
```



```
"use strict";  
  
let result = 0;  
for (let i = 0; i < 10000000; ++i) {  
    let o = {f: i};  
    result += o.f;  
}  
  
print(result);
```



```
"use strict";  
  
let result = 0;  
for (let i = 0; i < 10000000; ++i) {  
    let o = {f: i};  
    result += o.f;  
}  
  
print(result);
```



```
"use strict";  
  
let result = 0;  
for (let i = 0; i < 10000000; ++i) {  
    let o = {f: i};  
    result += o.f;  
}  
  
print(result);
```




```

"use strict";

let result = 0;
for (let i = 0; i < 10000000; ++i) {
    let o = {f: i};
    result += o.f;
}

print(result);


```



```
"use strict";
```

```
let result = 0;  
for (let i = 0; i < 10000000; ++i) {  
    let o = {f: i};  
    result += o.f;  
}
```


```
print(result);
```



```
"use strict";
```

```
let result = 0;  
for (let i = 0; i < 10000000; ++i) {  
    let o = {f: i};  
    result += o.f;  
}
```


```
print(result);
```



```
"use strict";
```

```
let result = 0;  
for (let i = 0; i < 10000000; ++i) {  
    let o = {f: i};  
    result += o.f;  
}
```

```
print(result);
```



Parser

Parser

Bytecompiler

Parser

Bytecompiler

Generatorification

Parser

Bytecompiler

Generatorification

Bytecode Linker

Parser

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Parser

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template
JIT

Parser

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template
JIT

DFG

Parser

Bytecompiler

Generatorification


Bytecode Linker


LLInt


Bytecode Template
JIT


DFG

DFG Bytecode
Parser









Bytecode Template
JIT

DFG


FTL


DFG Bytecode
Parser


DFG Bytecode
Parser


DFG Optimizer


DFG Backend
















JetStream 2 Score

on my computer one day




JetStream 2 Score

on my computer one day




JetStream 2 Score

on my computer one day



JetStream 2 Score


on my computer one day



JetStream 2

“gaussian-blur”


on my computer one day



JetStream 2

“gaussian-blur”


on my computer one day



JetStream 2

“raytrace”


on my computer one day




JetStream 2

“raytrace”

on my computer one day



Two WebAssembly Tiers



~9 JIT compilers

JavaScript execution engines:




WebAssembly execution engines:




Bonus JITs:








MacroAssembler
(template JIT toolkit)




MacroAssembler
(template JIT toolkit)









JIT-friendly VM

- Conservative-on-the-stack GC
- Consistent, mostly C-like ABI

Agenda

- High Level Overview
- Template JITing
- Optimized JITing
 - DFG
 - FTL
 - BBQ
 - OMG

Template JIT

- Goal: decent throughput with low latency.

```
function foo(a, b)
{
    return a + b;
}
```

[0]	enter	
[1]	get_scope	loc3
[3]	mov	loc4, loc3
[6]	check_traps	
[7]	add	loc6, arg1, arg2
[12]	ret	loc6

[0]	enter	
[1]	get_scope	loc3
[3]	mov	loc4, loc3
[6]	check_traps	
[7]	add	loc6, arg1, arg2
[12]	ret	loc6

[7] add loc6, arg1, arg2
0x2f8084601a65: mov 0x30(%rbp), %rsi
0x2f8084601a69: mov 0x38(%rbp), %rdx
0x2f8084601a6d: cmp %r14, %rsi
0x2f8084601a70: jb 0x2f8084601af2
0x2f8084601a76: cmp %r14, %rdx
0x2f8084601a79: jb 0x2f8084601af2
0x2f8084601a7f: mov %esi, %eax
0x2f8084601a81: add %edx, %eax
0x2f8084601a83: jo 0x2f8084601af2
0x2f8084601a89: or %r14, %rax
0x2f8084601a8c: mov %rax, -0x38(%rbp)

Template JIT

- Portable assembly meta-programming.

[7] add loc6, arg1, arg2
0x2f8084601a65: mov 0x30(%rbp), %rsi
0x2f8084601a69: mov 0x38(%rbp), %rdx
0x2f8084601a6d: cmp %r14, %rsi
0x2f8084601a70: jb 0x2f8084601af2
0x2f8084601a76: cmp %r14, %rdx
0x2f8084601a79: jb 0x2f8084601af2
0x2f8084601a7f: mov %esi, %eax
0x2f8084601a81: add %edx, %eax
0x2f8084601a83: jo 0x2f8084601af2
0x2f8084601a89: or %r14, %rax
0x2f8084601a8c: mov %rax, -0x38(%rbp)

```
[ 7] add loc6, arg1, arg2
    0x2f8084601a65: mov 0x30(%rbp), %rsi
    0x2f8084601a69: mov 0x38(%rbp), %rdx
    0x2f8084601a6d: cmp %r14, %rsi
    0x2f8084601a70: jb 0x2f8084601af2
    0x2f8084601a76: cmp %r14, %rdx
    0x2f8084601a79: jb 0x2f8084601af2
    0x2f8084601a7f: mov %esi, %eax
    0x2f8084601a81: add %edx, %eax
    0x2f8084601a83: jo 0x2f8084601af2
    0x2f8084601a89: or %r14, %rax
    0x2f8084601a8c: mov %rax, -0x38(%rbp)
```

```
[ 7] add loc6, arg1, arg2
    0x2f8084601a65: mov 0x30(%rbp), %rsi
    0x2f8084601a69: mov 0x38(%rbp), %rdx
    0x2f8084601a6d: cmp %r14, %rsi
    0x2f8084601a70: jb 0x2f8084601af2
    0x2f8084601a76: cmp %r14, %rax
    0x2f8084601a79: jb 0x2f8084601af2
    0x2f8084601a7f: mov %esi, %eax
    0x2f8084601a81: add %edx, %eax
    0x2f8084601a83: jo 0x2f8084601af2
    0x2f8084601a89: or %r14, %rax
    0x2f8084601a8c: mov %rax, -0x38(%rbp)
```

```
if (!m_leftOperand.isConstInt32())
    state.slowPathJumps.append(
        jit.branchIfNotInt32(m_left));
```

```
[ 7] add          loc6, arg1, arg2
    0x2f8084601a65: mov 0x30(%rbp), %rsi
    0x2f8084601a69: mov 0x38(%rbp), %rdx
    0x2f8084601a6d: cmp %r14, %rsi
    0x2f8084601a70: jb 0x2f8084601af2
    0x2f8084601a76: cmp %r14, %rdx
    0x2f8084601a79: jb 0x2f8084601af2
    0x2f8084601a7f: mov %esi, %eax
    0x2f8084601a81: add %edx, %eax
    0x2f8084601a83: jo 0x2f8084601af2
    0x2f8084601a89: or %r14, %rax
    0x2f8084601a8c: mov %rax, -0x38(%rbp)
```

```
if (!m_leftOperand.isConstInt32())
    state.slowPathJumps.append(
        jit.branchIfNotInt32(m_left));
```

```
jit.branchAdd32(
    Overflow, var.payloadGPR(),
    Imm32(constValue), scratch);
```

```
jit.addPtr(Address(regT3, 48), regT5)  
regT5 += loadPtr(regT3, offset = 48)
```

```
jit.addPtr(Address(regT3, 48), regT5)
```

regT5 += loadPtr(regT3, offset = 48)

The diagram illustrates the mapping between assembly language and JIT-generated C code. A dotted arrow points from the assembly instruction `addq 48(%rcx), %r10` at the bottom to the JIT code `jit.addPtr(Address(regT3, 48), regT5)` at the top. Above the JIT code, a mathematical expression *regT5 += loadPtr(regT3, offset = 48)* is shown, which represents the semantic meaning of the assembly instruction in terms of register manipulation.

```
addq 48(%rcx), %r10
```


```
jit.addPtr(Address(regT3, 48), regT5)
```

regT5 += loadPtr(regT3, offset = 48)

addq 48(%rcx), %r10

ldr **x16**, [x3, #48]

add x3, x3, **x16**



`jit.emitFunctionPrologue()`

```
jit.setupArguments<decltype(
    operationReallocateButterflyToGrowPropertyStorage)>(
    baseGPR,
    CCallHelpers::TrustedImm32(newSize / sizeof(JSValue))));

CCallHelpers::Call operationCall = jit.call(OperationPtrTag);

jit.addLinkTask([=] (LinkBuffer& linkBuffer) {
    linkBuffer.link(
        operationCall,
        FunctionPtr<OperationPtrTag>(
            operationReallocateButterflyToGrowPropertyStorage));
});
```

```
jit.setupArguments<decltype(
    operationReallocateButterflyToGrowPropertyStorage)>(
    baseGPR,
    CCallHelpers::TrustedImm32(newSize / sizeof(JSValue))));

CCallHelpers::Call operationCall = jit.call(OperationPtrTag);

jit.addLinkTask([=] (LinkBuffer& linkBuffer) {
    linkBuffer.link(
        operationCall,
        FunctionPtr<OperationPtrTag>(
            operationReallocateButterflyToGrowPropertyStorage));
});
```

```
jit.setupArguments<decltype(
    operationReallocateButterflyToGrowPropertyStorage)>(
    baseGPR,
    CCallHelpers::TrustedImm32(newSize / sizeof(JSValue))));

CCallHelpers::Call operationCall = jit.call(OperationPtrTag);

jit.addLinkTask([=] (LinkBuffer& linkBuffer) {
    linkBuffer.link(
        operationCall,
        FunctionPtr<OperationPtrTag>(
            operationReallocateButterflyToGrowPropertyStorage));
});
```

```
jit.setupArguments<decltype(
    operationReallocateButterflyToGrowPropertyStorage)>(
    baseGPR,
    CCallHelpers::TrustedImm32(newSize / sizeof(JSValue))));

CCallHelpers::Call operationCall = jit.call(OperationPtrTag);

jit.addLinkTask([=] (LinkBuffer& linkBuffer) {
    linkBuffer.link(
        operationCall,
        FunctionPtr<OperationPtrTag>(
            operationReallocateButterflyToGrowPropertyStorage));
});
```

JIT Inline Cache

```
0x46f8c30b9b0: mov 0x30(%rbp), %rax
0x46f8c30b9b4: test %rax, %r15
0x46f8c30b9b7: jnz 0x46f8c30ba2c
0x46f8c30b9bd: jmp 0x46f8c30ba2c
0x46f8c30b9c2: o16 nop %cs:0x200(%rax,%rax)
0x46f8c30b9d1: nop (%rax)
0x46f8c30b9d4: mov %rax, -0x38(%rbp)
```

JIT Inline Cache


```
0x46f8c30b9b0: mov 0x30(%rbp), %rax
0x46f8c30b9b4: test %rax, %r15
0x46f8c30b9b7: jnz 0x46f8c30ba2c
0x46f8c30b9bd: jmp 0x46f8c30ba2c
0x46f8c30b9c2: o16 nop %cs:0x200(%rax,%rax)
0x46f8c30b9d1: nop (%rax)
0x46f8c30b9d4: mov %rax, -0x38(%rbp)
```

JIT Inline Cache

```
0x46f8c30b9b0: mov 0x30(%rbp), %rax  
0x46f8c30b9b4: test %rax, %r15  
0x46f8c30b9b7: jnz 0x46f8c30ba2c  
0x46f8c30b9bd: jmp 0x46f8c30ba2c  
0x46f8c30b9c2: o16 nop %cs:0x200(%rax,%rax)  
0x46f8c30b9d1: nop (%rax)  
0x46f8c30b9d4: mov %rax, -0x38(%rbp)
```

JIT Inline Cache

```
0x46f8c30b9b0: mov 0x30(%rbp), %rax
0x46f8c30b9b4: test %rax, %r15
0x46f8c30b9b7: jnz 0x46f8c30ba2c
0x46f8c30b9bd: cmp $0x125, (%rax)
0x46f8c30b9c3: jnz 0x46f8c30ba2c
0x46f8c30b9c9: mov 0x18(%rax), %rax
0x46f8c30b9cd: nop 0x200(%rax)
0x46f8c30b9d4: mov %rax, -0x38(%rbp)
```



MacroAssembler
(template JIT toolkit)

Agenda

- High Level Overview
- Template JITing
- Optimized JITing
 - DFG
 - FTL
 - BBQ
 - OMG

Agenda

- High Level Overview
- Template JITing
- Optimized JITing
 - DFG
 - FTL
 - BBQ
 - OMG

DFG IR

Source

```
function foo(a, b)
{
    return a + b;
}
```


Bytecode

```
[ 0] enter
[ 1] get_scope          loc3
[ 3] mov                loc4, loc3
[ 6] check_traps
[ 7] add                loc6, arg1, arg2
[12] ret                loc6
```

Bytecode

```
[ 0] enter
[ 1] get_scope           loc3
[ 3] mov                 loc4, loc3
[ 6] check_traps
[ 7] add                 loc6, arg1, arg2
[12] ret                 loc6
```

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```



DFG

Fast JIT

FTL

Powerful JIT

DFG Bytecode
Parser

DFG Bytecode
Parser

DFG Optimizer

DFG Optimizer

DFG Backend

DFG SSA
Conversion

DFG SSA
Optimizer


DFG-to-B3 lowering


B3 Optimizer


Instruction Selection


Air Optimizer


Air Backend

















DFG Goal

Remove lots of type checks quickly.

DFG Goals

- Speculation
- Static Analysis
- Fast Compilation

DFG Goals

- Speculation
- Static Analysis
- Fast Compilation

DFG IR

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```

DFG IR

profiling



```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```

DFG IR

speculation

profiling

The diagram illustrates the flow of information in DFG IR. Two arrows point from the labels 'speculation' (in orange) and 'profiling' (in yellow) to specific lines of assembly-like code. The 'speculation' arrow points to line 23, which contains the instruction 'MovHint'. The 'profiling' arrow points to line 25, which contains the instruction 'ArithAdd'.

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```

DFG IR

speculation


profiling

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```


OSR

Why OSR?


Type Checks w/o OSR




Type Checks w/o OSR




Type Checks w/o OSR




Type Checks with OSR



Type Checks w/o OSR



Type Checks with OSR



OSR flattens control
flow

OSR is *hard*

```
int foo(int* ptr)
{
    int w, x, y, z;

    w = ... // lots of stuff

    x = is_ok(ptr) ? *ptr : slow_path(ptr);

    y = ... // lots of stuff

    z = is_ok(ptr) ? *ptr : slow_path(ptr);

    return w + x + y + z;
}
```

```
int foo(int* ptr)
{
    int w, x, y, z;

    w = ... // lots of stuff

    if (!is_ok(ptr))
        return foo_base1(ptr, w);
    x = *ptr;

    y = ... // lots of stuff

    z = *ptr;

    return w + x + y + z;
}
```

```
int foo(int* ptr)
{
    int w, x, y, z;

    w = ... // lots of stuff

    if (!is_ok(ptr))
        return foo_base1(ptr, w);

    x = *ptr;

    y = ... // lots of stuff

    z = *ptr;

    return w + x + y + z;
}
```

OSR IR Goals

- Must know where to exit.
- Must know what is live-at-exit.
- Must be malleable.

DFG IR

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```

[7] add loc6, arg1, arg2

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
```

[7] add

loc6, arg1, arg2

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
```

[7] add

loc6, arg1, arg2

The diagram illustrates a flow from a stack slot [7] to a local variable loc6. A white arrow points from the label "[7] add" to the label "loc6, arg1, arg2". Below this, the assembly code shows the sequence of operations:

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
```

A purple oval highlights the label "bc#7" in the third instruction, which corresponds to the stack slot [7].

[7] add

loc6, arg1, arg2

The diagram illustrates a control flow from the stack frame [7] to the ArithAdd instruction at line 25. A white arrow points from the label [7] to the instruction 'ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)'.

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
```

[7] add

loc6, arg1, arg2

The diagram illustrates a flow from a stack slot [7] to a local variable loc6. A white arrow points from the label [7] add to the label loc6, arg1, arg2. The code listing below shows the assembly instructions corresponding to this flow.

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
```

[7] add loc6, arg1, arg2

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
```


[7] add loc6, arg1, arg2

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
```


[7] add loc6, arg1, arg2

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
```


DFG SSA state




DFG SSA state




DFG Exit state




DFG SSA state




DFG Exit state




DFG SSA state




DFG Exit state




DFG SSA state




DFG Exit state




DFG SSA state




DFG Exit state




DFG SSA state




DFG Exit state




[42] add




[42] add



[42] add



[666] wat



[666] wat



[666] wat




[666] wat



[666] wat

..... *ExitOK*



..... *ExitOK*

```
[ 661] foo  
[ 666] wat  
[ 683] bar
```

... more effects ...

OSR exit state update

..... *ExitOK*

... checks and readonly ops ...

FirstEffect(...)

... more effects ...

OSR exit state update

exit ok

exit invalid

..... *ExitOK*

... checks ...


FirstEffect(...)

Watchpoints + InvalidationPoint

DFG Goals


- Speculation
- Static Analysis
- Fast Compilation


Remove type checks



```
graph TD; A[ ] --> C[Check(Int32:@foo)]; B[ ] --> C; C --> D[ ]; C --> E[ ]
```

Check(Int32:@foo)





```
graph TD; A[ ] --> C[Check(Int32:@foo)]; B[ ] --> C; C --> D[ ]; C --> E[ ]
```

Check(Int32:@foo)



Check(Int32:@foo)

Check(Int32:@foo)

Check(Int32:@foo)





Check(Int32:@foo)

Check(Int32:@foo)



Check(Int32:@foo)

Check(Int32:@foo)



Abstract Interpreter


- “Global” (whole compilation unit)
- Flow sensitive
- Tracks:
 - variable type
 - object structure
 - indexing type
 - constants

DFG Goals


- Speculation
- Static Analysis
- Fast Compilation


Fast Compile


- Emphasis on block-locality.
- Template code generation.















- Primary block-local data flow graph.



- Primary block-local data flow graph.
- Secondary global data flow graph.

DFG Template Codegen

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```

DFG Template Codegen

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```

DFG Template Codegen

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```

add %esi, %eax
jo Lexit


DFG optimization pipeline




DFG optimization pipeline




DFG optimization pipeline




DFG optimization pipeline



DFG optimization pipeline



DFG optimization pipeline




DFG optimization pipeline




JetStream 2 Score


on my computer one day




JetStream 2 Score

on my computer one day







FTL Goal

All the optimizations.

FTL IRs

IR	Style	Example
Bytecode	High Level Load/Store	bitor dst, left, right
DFG	Medium Level Exotic SSA	dst: BitOr(Int32:@left, Int32:@right, ...)
B3	Low Level Normal SSA	Int32 @dst = BitOr(@left, @right)
Air	Architectural CISC	0r32 %src, %dest

FTL IRs

IR	Style	Example
Bytecode	High Level Load/Store	<code>bitor dst, left, right</code>
DFG	Medium Level Exotic SSA	<code>dst: BitOr(Int32:@left, Int32:@right, ...)</code>
B3	Low Level Normal SSA	<code>Int32 @dst = BitOr(@left, @right)</code>
Air	Architectural CISC	<code>0r32 %src, %dest</code>

FTL IRs

IR	Style	Example
Bytecode	High Level Load/Store	<code>bitor dst, left, right</code>
DFG	Medium Level Exotic SSA	<code>dst: BitOr(Int32:@left, Int32:@right, ...)</code>
B3	Low Level Normal SSA	<code>Int32 @dst = BitOr(@left, @right)</code>
Air	Architectural CISC	<code>0r32 %src, %dest</code>


FTL IRs

IR	Style	Example
Bytecode	High Level Load/Store	<code>bitor dst, left, right</code>
DFG	Medium Level Exotic SSA	<code>dst: BitOr(Int32:@left, Int32:@right, ...)</code>
B3	Low Level Normal SSA	<code>Int32 @dst = BitOr(@left, @right)</code>
Air	Architectural CISC	<code>0r32 %src, %dest</code>


FTL IRs

IR	Style	Example
Bytecode	High Level Load/Store	<code>bitor dst, left, right</code>
DFG	Medium Level Exotic SSA	<code>dst: BitOr(Int32:@left, Int32:@right, ...)</code>
B3	Low Level Normal SSA	<code>Int32 @dst = BitOr(@left, @right)</code>
Air	Architectural CISC	<code>0r32 %src, %dest</code>


FTL optimization pipeline




FTL optimization pipeline



FTL optimization pipeline




FTL optimization pipeline




FTL optimization pipeline




FTL optimization pipeline



FTL optimization pipeline



FTL optimization pipeline



Source

```
function foo(a, b, c)
{
    return a + b + c;
}
```

Bytecode

[0]	enter	
[1]	get_scope	loc3
[3]	mov	loc4, loc3
[6]	check_traps	
[7]	add	loc6, arg1, arg2
[12]	add	loc6, loc6, arg3
[17]	ret	loc6

DFG IR

```
24: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
25: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
26: ArithAdd(Int32:@24, Int32:@25, CheckOverflow, Exits, bc#7)
27: MovHint(Untyped:@26, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
29: GetLocal(Untyped:@3, arg3(D<Int32>/FlushedInt32), R:Stack(8), bc#12)
30: ArithAdd(Int32:@26, Int32:@29, CheckOverflow, Exits, bc#12)
31: MovHint(Untyped:@30, loc6, W:SideState, ClobbersExit, bc#12, ExitInvalid)
33: Return(Untyped:@3, W:SideState, Exits, bc#17)
```

DFG IR

```
24: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
25: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
26: ArithAdd(Int32:@24, Int32:@25, CheckOverflow, Exits, bc#7)
27: MovHint(Untyped:@26, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
29: GetLocal(Untyped:@3, arg3(D<Int32>/FlushedInt32), R:Stack(8), bc#12)
30: ArithAdd(Int32:@26, Int32:@29, CheckOverflow, Exits, bc#12)
31: MovHint(Untyped:@30, loc6, W:SideState, ClobbersExit, bc#12, ExitInvalid)
33: Return(Untyped:@3, W:SideState, Exits, bc#17)
```

B3 IR


```
Int32 @42 = Trunc(@32, DFG:@26)
Int32 @43 = Trunc(@27, DFG:@26)
Int32 @44 = CheckAdd(@42:WarmAny, @43:WarmAny, generator = 0x1052c5cd0,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@26)
Int32 @45 = Trunc(@22, DFG:@30)
Int32 @46 = CheckAdd(@44:WarmAny, @45:WarmAny, @44:ColdAny, generator = 0x1052c5d70,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@30)
Int64 @47 = ZExt32(@46, DFG:@32)
Int64 @48 = Add(@47, $-281474976710656(@13), DFG:@32)
Void @49 = Return(@48, Terminal, DFG:@32)
```

B3 IR

```
Int32 @42 = Trunc(@32, DFG:@26)
Int32 @43 = Trunc(@27, DFG:@26)
Int32 @44 = CheckAdd(@42:WarmAny, @43:WarmAny, generator = 0x1052c5cd0,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@26)
Int32 @45 = Trunc(@22, DFG:@30)
Int32 @46 = CheckAdd(@44:WarmAny, @45:WarmAny, @44:ColdAny, generator = 0x1052c5d70,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@30)
Int64 @47 = ZExt32(@46, DFG:@32)
Int64 @48 = Add(@47, $-281474976710656(@13), DFG:@32)
Void @49 = Return(@48, Terminal, DFG:@32)
```


B3 IR

```
Int32 @42 = Trunc(@32, DFG:@26)
Int32 @43 = Trunc(@27, DFG:@26)
Int32 @44 = CheckAdd(@42:WarmAny, @43:WarmAny, generator = 0x1052c5cd0,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@26)
Int32 @45 = Trunc(@22, DFG:@30)
Int32 @46 = CheckAdd(@44:WarmAny, @45:WarmAny, @44:ColdAny, generator = 0x1052c5d70,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@30)
Int64 @47 = ZExt32(@46, DFG:@32)
Int64 @48 = Add(@47, $-281474976710656(@13), DFG:@32)
Void @49 = Return(@48, Terminal, DFG:@32)
```




```
Int32 @42 = Trunc(@32, DFG:@26)
Int32 @43 = Trunc(@27, DFG:@26)
Int32 @44 = CheckAdd(@42:WarmAny, @43:WarmAny, generator = 0x1052c5cd0,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@26)
Int32 @45 = Trunc(@22, DFG:@30)
Int32 @46 = CheckAdd(@44:WarmAny, @45:WarmAny, @44:ColdAny, generator = 0x1052c5d70,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@30)
Int64 @47 = ZExt32(@46, DFG:@32)
Int64 @48 = Add(@47, $-281474976710656(@13), DFG:@32)
Void @49 = Return(@48, Terminal, DFG:@32)
```

```
Int32 @42 = Trunc(@32, DFG:@26)
Int32 @43 = Trunc(@27, DFG:@26)
Int32 @44 = CheckAdd(@42:WarmAny, @43:WarmAny, generator = 0x1052c5cd0,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@26)
Int32 @45 = Trunc(@22, DFG:@30)
Int32 @46 = CheckAdd(@44:WarmAny, @45:WarmAny, @44:ColdAny, generator = 0x1052c5d70,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@30)
Int64 @47 = ZExt32(@46, DFG:@32)
Int64 @48 = Add(@47, $-281474976710656(@13), DFG:@32)
Void @49 = Return(@48, Terminal, DFG:@32)
```




```
26: ArithAdd(Int32:@24, Int32:@25, CheckOverflow, Exits, bc#7)
27: MovHint(Untyped:@26, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
30: ArithAdd(Int32:@26, Int32:@29, CheckOverflow, Exits, bc#12)
```



```
Int32 @42 = Trunc(@32, DFG:@26)
Int32 @43 = Trunc(@27, DFG:@26)
Int32 @44 = CheckAdd(@42:WarmAny, @43:WarmAny, generator = 0x1052c5cd0,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@26)
Int32 @45 = Trunc(@22, DFG:@30)
Int32 @46 = CheckAdd(@44:WarmAny, @45:WarmAny, @44:ColdAny, generator = 0x1052c5d70,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@30)
Int64 @47 = ZExt32(@46, DFG:@32)
Int64 @48 = Add(@47, $-281474976710656(@13), DFG:@32)
Void @49 = Return(@48, Terminal, DFG:@32)
```

```
26: ArithAdd(Int32:@24, Int32:@25, CheckOverflow, Exits, bc#7)
27: MovHint(Untyped:@26, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
30: ArithAdd(Int32:@26, Int32:@29, CheckOverflow, Exits, bc#12)
```



```
Int32 @42 = Trunc(@32, DFG:@26)
Int32 @43 = Trunc(@27, DFG:@26)
Int32 @44 = CheckAdd(@42:WarmAny, @43:WarmAny, generator = 0x1052c5cd0,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@26)
Int32 @45 = Trunc(@22, DFG:@30)
Int32 @46 = CheckAdd(@44:WarmAny, @45:WarmAny, @44:ColdAny, generator = 0x1052c5d70,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@30)
Int64 @47 = ZExt32(@46, DFG:@32)
Int64 @48 = Add(@47, $-281474976710656(@13), DFG:@32)
Void @49 = Return(@48, Terminal, DFG:@32)
```

```
26: ArithAdd(Int32:@24, Int32:@25, CheckOverflow, Exits, bc#7)
27: MovHint(Untyped:@26, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
30: ArithAdd(Int32:@26, Int32:@29, CheckOverflow, Exits, bc#12)
```

```
Int32 @42 = Trunc(@32, DFG:@26)
Int32 @43 = Trunc(@27, DFG:@26)
Int32 @44 = CheckAdd(@42:WarmAny, @43:WarmAny, generator = 0x1052c5cd0,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@26)
Int32 @45 = Trunc(@22, DFG:@30)
Int32 @46 = CheckAdd(@44:WarmAny, @45:WarmAny, @44:ColdAny, generator = 0x1052c5d70,
                     earlyClobbered = [], lateClobbered = [], usedRegisters = [],
                     ExitsSideways|Reads:Top, DFG:@30)
Int64 @47 = ZExt32(@46, DFG:@32)
Int64 @48 = Add(@47, $-281474976710656(@13), DFG:@32)
Void @49 = Return(@48, Terminal, DFG:@32)
```



DFG IR




B3 IR


Arith
Add


DFG IR

B3 IR









```
CheckAdd(@left, @right, @arg0, @arg1, @arg2, ...,
generator = 0x...)
```

JSC::FTL::OSRExitDescriptor

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ..., generator = 0x...)

JSC::FTL::OSRExitDescriptor

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ...,
generator = 0x...)

JSC::FTL::OSRExitDescriptor

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ...,
generator = 0x...)

JSC::FTL::OSRExitDescriptor

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ...,
generator = 0x...)

JSC::FTL::OSRExitDescriptor

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ..., generator = 0x...)

Air backend

Patch &BranchAdd32 Overflow, %left, %right, %dst, %arg0, %arg1, %arg2, ..., generator = 0x...)

JSC::FTL::OSRExitDescriptor

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ...,
generator = 0x...)

Air backend

Patch &BranchAdd32 Overflow, %left, %right, %dst,
%arg0, %arg1, %arg2, ...,
generator = 0x...)

JSC::FTL::OSRExitDescriptor

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ...,
generator = 0x...)

Air backend

Patch &BranchAdd32 Overflow, %left, %right, %dst,
%arg0, %arg1, %arg2, ...,
generator = 0x...)

JSC::FTL::OSRExitDescriptor

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ...,
generator = 0x...)

Air backend

Patch &BranchAdd32 Overflow, %left, %right, %dst,
%arg0, %arg1, %arg2, ...,
generator = 0x...)

JSC::FTL::OSRExitDescriptor

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ...,
generator = 0x...)

Air backend

Patch &BranchAdd32 Overflow, %left, %right, %dst,
%rcx , %r11 , %rax , ...,
generator = 0x...)

JSC::FTL::OSRExitDescriptor

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ...,
generator = 0x...)

Air backend

Patch &BranchAdd32 Overflow, %left, %right, %dst,
%rcx , %r11 , %rax , ...,
generator = 0x...)

JSC::FTL::OSRExitDescriptor

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ...,
generator = 0x...)

Air backend

Patch &BranchAdd32 Overflow, %left, %right, %dst,
%rcx , %r11 , %rax , ...,
generator = 0x...)

JSC::FTL::OSRExitDescriptor

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

%rax

%rcx

%r11

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ...,
generator = 0x...)

Air backend

Patch &BranchAdd32 Overflow, %left, %right, %dst,
%rcx , %r11 , %rax , ...,
generator = 0x...)

DFG IR

DFG IR

lowering
phase

B3 IR

DFG IR

lowering
phase

B3 IR

lots of
stuff

Machine Code

Add


DFG IR


lowering
phase


B3 IR


lots of
stuff


Machine Code














```
inline void x86_cpuid()
{
    intptr_t a = 0, b, c, d;
    asm volatile(
        "cpuid"
        : "+a"(a), "=b"(b), "=c"(c), "=d"(d)
        :
        : "memory");
}
```

```
if (MacroAssemblerARM64::  
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {  
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);  
    patchpoint->appendSomeRegister(doubleValue);  
    patchpoint->setGenerator(  
        [=] (CCallHelpers& jit,  
              const StackmapGenerationParams& params) {  
            jit.convertDoubleToInt32UsingJavaScriptSemantics(  
                params[1].fpr(), params[0].gpr());  
        });  
    patchpoint->effects = Effects::none();  
    return patchpoint;  
}
```

```
if (MacroAssemblerARM64::  
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {  
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);  
    patchpoint->appendSomeRegister(doubleValue);  
    patchpoint->setGenerator(  
        [=] (CCallHelpers& jit,  
              const StackmapGenerationParams& params) {  
            jit.convertDoubleToInt32UsingJavaScriptSemantics(  
                params[1].fpr(), params[0].gpr());  
        });  
    patchpoint->effects = Effects::none();  
    return patchpoint;  
}
```

```
if (MacroAssemblerARM64::  
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {  
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);  
    patchpoint->appendSomeRegister(doubleValue);  
    patchpoint->setGenerator(  
        [=] (CCallHelpers& jit,  
              const StackmapGenerationParams& params) {  
            jit.convertDoubleToInt32UsingJavaScriptSemantics(  
                params[1].fpr(), params[0].gpr());  
        });  
    patchpoint->effects = Effects::none();  
    return patchpoint;  
}
```

```
if (MacroAssemblerARM64::  
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {  
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);  
    patchpoint->appendSomeRegister(doubleValue);  
    patchpoint->setGenerator(  
        [=] (CCallHelpers& jit,  
              const StackmapGenerationParams& params) {  
            jit.convertDoubleToInt32UsingJavaScriptSemantics(  
                params[1].fpr(), params[0].gpr());  
        });  
    patchpoint->effects = Effects::none();  
    return patchpoint;  
}
```

```
if (MacroAssemblerARM64::  
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {  
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);  
    patchpoint->appendSomeRegister(doubleValue);  
    patchpoint->setGenerator(  
        [=] (CCallHelpers& jit,  
              const StackmapGenerationParams& params) {  
            jit.convertDoubleToInt32UsingJavaScriptSemantics(  
                params[1].fpr(), params[0].gpr());  
        });  
    patchpoint->effects = Effects::none();  
    return patchpoint;  
}
```


```
if (MacroAssemblerARM64::  
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {  
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);  
    patchpoint->appendSomeRegister(doubleValue);  
    patchpoint->setGenerator(  
        [=] (CCallHelpers& jit,  
              const StackmapGenerationParams& params) {  
            jit.convertDoubleToInt32UsingJavaScriptSemantics(  
                params[1].fpr(), params[0].gpr());  
        });  
    patchpoint->effects = Effects::none();  
    return patchpoint;  
}
```

```
if (MacroAssemblerARM64::  
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {  
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);  
    patchpoint->appendSomeRegister(doubleValue);  
    patchpoint->setGenerator(  
        [=] (CCallHelpers& jit,  
              const StackmapGenerationParams& params) {  
            jit.convertDoubleToInt32UsingJavaScriptSemantics(  
                params[1].fpr(), params[0].gpr());  
        });  
    patchpoint->effects = Effects::none();  
    return patchpoint;  
}
```


Patchpoint Use Cases

- Polymorphic inline caches
- Calls with interesting calling conventions
- Lazy slow paths
- Interesting instructions


Patchpoint Use Cases




Patchpoint Use Cases




Patchpoint Use Cases




Patchpoint Use Cases



Patchpoint Use Cases






Agenda

- High Level Overview
- Template JITing
- Optimized JITing
 - DFG
 - FTL
 - BBQ
 - OMG

Two WebAssembly Tiers



OMG

Powerful JIT

B3 IR	Air
Double-to-Float	Simplify CFG
Simplify (folding, CFG, etc)	Macro Lowering
LICM	DCE
Global CSE	Graph Coloring Reg Alloc
Switch Inference	Spill CSE
Tail Duplication	Graph Coloring Stack Alloc
Path Constants	Report Used Registers
Macro Lowering	Fix Partial Register Stalls
Legalization	Lower Multiple Entrypoints
Constant Motion	Select Block Order
Lower to Air (isel)	Emit Machine Code

BBQ

Fast JIT

B3 IR

- Double-to-Float
- Simplify (folding, CFG, etc)
- LICM
- Global CSE
- Switch Inference
- Tail Duplication
- Path Constants
- Macro Lowering
- Legalization
- Constant Motion
- Lower to Air (isel)

Air

- Simplify CFG
- Macro Lowering
- DCE
- Graph Coloring Reg Alloc
- Spill CSE
- Graph Coloring Stack Alloc
- Report Used Registers
- Fix Partial Register Stalls
- Lower Multiple Entrypoints
- Select Block Order
- Emit Machine Code

BBQ

Fast JIT

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

Macro Lowering

Legalization

Constant Motion

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Linear Scan Reg+Stack Alloc

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

Emit Machine Code

BBQ

5x faster compile than OMG

Fast JIT

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

Macro Lowering

Legalization

Constant Motion

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Linear Scan Reg+Stack Alloc

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

Emit Machine Code

BBQ

Fast JIT

5x faster compile than OMG
2x slower execution than OMG

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

Air

Simplify CFG

Macro Lowering

DCE

Linear Scan Reg+Stack Alloc

Macro Lowering

Legalization

Constant Motion

Lower to Air (isel)

Fix Partial Register Stalls


Lower Multiple Entrypoints

Select Block Order

Emit Machine Code

Agenda

- High Level Overview
- Template JITing
- Optimized JITing
 - DFG
 - FTL
 - BBQ
 - OMG



MacroAssembler
(template JIT toolkit)